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Detecting, channelizing, and characterizing radio frequency signals is a fundamental 
requirement for electronic warfare receivers as well as in commercial wireless 
applications where it is important to determine activity/inactivity in specified bands for 
spectral sharing and interference avoidance.  Spectral sensing receivers are required to 
cover bandwidths in the GHz range and channelize signals into frequency bins in the 
kilo-hertz or mega-hertz range depending on the application.  The difficulty is to detect, 
then determine spectral characteristics of multiple signals with varying power levels and 
signal characteristics in real time.  A number of current Digital Wideband Spectral 
Sensing Receiver (DWSSR) architectures are based on the Fast Fourier Transform (FFT).  
An alternative to the FFT based design is a Filter Bank (FB) DWSSR which will be 
pursued in this thesis.  The FB DWSSR is a flexible design w th low complexity and 
better performance when compared to the FFT based DWSSR. 
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The ability to sense spectral activity across a very wide bandwidth has become increasing 
important in modern communication systems.  Detecting, channelizing, and 
characterizing radio frequency signals is a fundamental requirement for electronic 
warfare receivers as well as in commercial wireless applications where it is important to 
determine activity/inactivity in specified bands for spectral sharing and interference 
avoidance.  Spectral sensing receivers are required to cover bandwidths in the GHz range 
and channelize signals into frequency bins in the kilo-hertz or mega-hertz range 
depending on the application.  The challenge is to detect and determine spectral 
characteristics of multiple signals with varying power levels and signal characteristics in 
real time.   A number of Digital Wideband Spectral Sensing Receiver (DWSSR) 
architectures are based on the Fast Fourier Transform (FFT).  These include polyphase 
filters, multirate FIR filters, monobit receivers, and quadrature mirror filters [1], [2], [3], 
[4].  A typical FFT based DWSSR is shown in Figure 1. [5] 
 
 
Figure 1 - FFT Based Digital Wideband Spectral Sensing Receiver (DWSSR) 
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For the FFT based DWSSR in Figure 1, the digitized signal is the input to a de-
multiplexer (DEMUX) which produces an M outputs with a sampling rate decimated by a 
factor of M. The outputs from the DEMUX are then used as input to M low pass filters 
clocked at the decimated rate. These outputs provide the inputs to the hardware 
implementation of the N point FFT which is performed at the same clock rate of the low 
pass filters. Essentially, the FFT resolve the frequency spectrum of the input signals into 
M frequency bands.  The hardware and computational requirements for the FFT based 
DWSSR depends on the number of frequency bands and the quality of the FFT outputs 
required for signal arbitration and signal parameter characte ization.   
An alternative to the FFT based design is a Filter Bank (FB) DWSSR which will be 
pursued in this thesis.  The architecture of the FB DWSSR is shown in Figure 2. 
Filter Array













The FB DWSSR consists of a number of identical digital low pass and high pass filters. 
The input frequency spectrum is channelized into a number of frequency bins that 
depends on the number of tiers of filters and the parameters of the low and high pass 
filters.  The sampling frequency of the filters is decimated by a factor of two while 
progressing from one tier to the next tier of filters while the number of filters is doubled.  
The FB DWSSR is a flexible design with low complexity and better performance when 
compared to the FFT based DWSSR.  Details of this architecture will be discussed in 
section 4.1. 
The objectives of this thesis are: 
• Develop a MATLAB based design of the FB DWSSR to characte ize the design 
parameters and performance. 
• Develop hardware efficient low and high pass Finite Impulse Response (FIR) 
filters designs to support the FB DSWSSR architecture. 
• Develop a Hardware Description (HDL) design of the FB DWSSR architecture to 





2.1 Number Representation [8] 
When working with digital filters it is naturally best to have an understanding of how 
numbers are represented in the digital domain.  In the digital domain, numbers are 
represented in a binary format, an octal format, or a hexadecimal format.   
In the binary format, there are only two numbers in the domain, zero and one.  In the 
octal format, the there are eight numbers, 0 through 7.  And, in the hexadecimal format 
there are sixteen numbers available that are 0 through 9, and A through F representing 
numbers 10 through 15.  For this report, we will be using the binary number system 
exclusively. 
In the decimal number system, the position of the number has a weighting to it equal to 
10 raised to the power of the position number as seen in Table 1 using 123 as an example. 
Table 1:  Decimal Number Representation 
Position 3 2 1 0
10^Position 10^3 = 1000 10^2 = 100 10^1 = 10 10^0 = 1
Ex:  123 0 1 2 3
0 x 1000 = 0 1 x 100 = 100 2 x 10 = 20 3 x 1 = 3
Results 0 + 100 + 20 + 3 = 123  
The same can be done in the binary number system.  The position of the number has a 
weighting to it, but it is equal to 2 raised to the power of the position number.  The 
number used in the example above, 123d is equal to 01111011b.  This can be found using 
a variety of techniques that will not be discussed in this the is.  Repeating the example 
using the binary number system yields the results shown in Table 2. 
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Table 2:  Binary Number Representation 
Position 7 6 5 4 3 2 1 0
10^Position 2^7 = 128 2^6 = 64 2^5 = 32 2^4 = 16 2^3 = 8 2^2 = 4 2^1 = 2 2^0 = 1
01111011b 0 1 1 1 1 0 1 1
0 x 128 = 0 1 x 64 = 64 1 x 32 = 32 1 x 16 = 16 1 x 8 = 8 0 x 4 = 0 1 x 2 = 2 1 x 1 = 1
Results 0 + 64 + 32 + 16 + 8 +2 + 1 = 123d
 
No matter whether the numbers are in the decimal number system or binary number 
system, they come in a variety of formats:  Unsigned I tegers, Signed Integers, Unsigned 
Fractions, and Signed Fractions. 
2.1.1 Integer 
The decimal number, 123, is an integer.  Integers are whole numbers that may be positive 
or negative.  
2.1.1.1 Unsigned 
Unsigned integers are only whole numbers that are greater th n or equal to zero.  In the 
binary system, all the digits have a weighted value dependant on its position.  The range 
of values represented by unsigned binary numbers is [0, 2N-1] where N equals the number 
of bits. 
01111011b = 123d 
Example 1 - Binary unsigned integer 
 
2.1.1.2 Signed 
Signed integers are whole numbers that are either positive or negative.  There are a 




When using the Sign-Magnitude format of binary signed integers, the MSB is the signed 
bit with the weight of the bit equaling -1.  So if the MSB of a binary number is '0', then 
the integer is positive.  On the other hand if the MSB of a binary number is '1', then the 
integer is negative.  The range of number represented by the signed-magnitude binary 
number is [-2N-1, +2N-1].   
01111011b = +123d 
11111011b = -123d 
Example 2 - Binary Signed-Magnitude integer 
 
2.1.1.2.2 1's Compliment 
Another method to represent signed integers is to use the 1's compliment of the number to 
represent negative numbers.  For positive numbers, the binary number remains 
unchanged.  But for negative numbers, the digits are inverted where '1' is inverted to a '0' 
and a '0' is inverted to a '1'.  As in Signed-Magnitude, the MSB represents the sign.  The 
range of numbers represented by one's complement is [-(2N-1-1), + (2N-1-1)]. 
01111011b = +123d 
10001001's = -123d 




2.1.1.2.3 2's Compliment 
When using Signed-Magnitude, the circuitry is very costly in hardware area and 
computational time. When using 1's complement, there is ambiguity regarding the value 
of zero.  It can be represented by the binary number of 00000000b, or the number 
11111111b.  The 2's compliment is a simple means to convey the signed values and is 
most commonly used.  The method used to obtain a 2's compliment of a number is the 
same as finding the 1's compliment except that 1 is added to the final result.  The range of 
numbers represented by two's compliment is [-2N-1, + (2N-1-1)]. 
 
Determine the result of 12d – 5d using 2's complement: 
 
12d = 00001100b, 5d = 00000101b, -5d = 111110101's = 111110112's 
12d – 5d = 00001100b + 111110112's = 00000111b = 7d 
 




In reality, numbers are rarely ever in whole numbers.  So a method of representing 
fractional values must be defined.  For binary systems, the fractional numbers can be 
represented using either a fixed-point format or a floating-point format.   
Floating-point arithmetic provides a high resolution over a large dynamic range.  
However, it also carries a penalty in speed and complexity. 
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In fixed point format, the bits to the left of the decimal point will have the value of 2+n, 
and the bits to the right of the decimal point will have th  value of 2-m where m and n are 
the position of the digit to the right or left of the d cimal point respectively.  The left side 
will have positions start at 0 and count up further to the left. The right side will have 
positions start at -1 and count down to the right. 
2.2 Arithmetic [9] 
To build the FIR filters required for the filter bank, arithmetic circuits will have to be 
designed and developed.  The FIR filter requires a combination of two subcircuits, 
Adders and Multipliers. 
2.2.1 Addition 
One of the most important arithmetic functions is addition.  It is used to derive other 
critical arithmetic functions such as multiplication a d subtraction.  There are two basic 
single bit addition circuits, the Full-adder and the Half-adder. 
Table 3 below shows the truth table used to derive the outputs of a full adder by using the 




Sum = A ⊕ B ⊕ Carry In   
(2) 
  =  +   +    
 
Table 3 - Binary Full-adder Truth Table 
Carry In A B Carry Out Sum
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0






From these two equations, the schematic for the Full-adder (Figure 3) can be created. 
 
Figure 3- Full Adder schematic 
 




Table 4 - Binary Half-Adder Truth Table 
A B Carry Out Sum
0 0 0 0
0 1 0 1
1 0 0 1






 =  ⊕  
(4) 
  =  
 
 
Figure 4- Half-adder schematic 
As the numbers get larger, more bits are required.  A simple way to handle more bits is to 
connect the single bit adders together in a technique known as bit splicing to create an 
adder circuit commonly known as the Ripple Carry Adder.  The adder for the least 
significant bit is connected to the next bit via the 'Carry Out' or Cout line to the 'Carry In' 
or Cin line of the next bit as seen in Figure 5, where a(0) and b(0) are LSBs (Least 
Significant Bits).  The advantage of the Ripple Carry Adder is that the circuit is simple 
and easy to implement.  The disadvantage is that it is slow in processing time.  Other 
common adder architectures such as the Carry-Select adder, the Carry-Lookahead adder 




















Figure 5:  Multi-bit Adder 
 
2.2.1.1 Fractions 
Fractions must be dealt with carefully.  They can be treated as floating numbers where 
the radix moves around, or they may be fixed where the radix does not move.  For this 
thesis, the radix is assumed to be fixed and the handling of fractions during addition is 
done the same as it would be done with integers.   
 
2.2.2 Multiplication [10], [11] 
Multiplications are slow operations that take up a large area and use large amounts of 
power.  The performance of a system is usually dictated by the execution time of the 
multiplication circuitry.  Because of the need for high performance circuits, a lot of 
research done on finding efficient multipliers. 
A multiplier can be described simply as an array of adders.  To obtain the best 
performing multiplier the utilization of adders must be fully considered.  Speed is the 
highest priority in a multiplier used in a filter design si ce area and power are determined 
more by physical constraints.   The speed of the multiplier is directly influenced by the 
number of adders in the critical path.  If the number of adders is minimized, then the 
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speed of the multiplier is optimal.  Further improvement in speed can only be achieved by 
optimizing the adder circuit. 
A simple but effective multiplier is the shift-adder multiplier.  It produces partial products 
based on shifting the multiplicand by a number of positions as determined by the weight 
of the bit position of the '1' being evaluated in the multiplier.   After all the '1's in the 
multiplier are evaluated, the partial products are summed together.  An example of this 
technique is shown in Figure 6, where the coefficient is represented by the multiplier and 
the incoming signal is represented by the multiplicand.  I  situations where the 
coefficient has a minimal amount of ones, there is a minimal amount of adders.  The 
advantage of this method is that it is very fast since all the shifts are performed in parallel 
and there is significant hardware savings since only shifters are required.  The 
disadvantage is that if the coefficient has a large number of ones, the number of adders 
will be as equally large using up a large amount of space.  Also, the shift-adder requires 
numbers that are some factor of 2 which will cause the accur cy to suffer since the 
summation is done only at the end of the process.  The example given in Figure 6 gives a 
final output of 000001000110b, the actual result should be 000001001000b.  This is a 2 
LSB error. 
The shift-adder multiplication technique is very useful in filters since the multiplier is 
fixed to a specific coefficient.  This allows for the shifting to be performed using 
hardwire methods and adders that are M x N bits wide, where M equals the number of 
bits in the multiplier and N equals the number of bits in the multiplicand.  
13 
 
1 1 1 1 Multiplicand register0 0 0 1
0 0
0 0 00 0 0 0 0
0 0 00 0 0 0 0
1x2^(-3) is THREE positions right of 1x2^0,
shift output of Input Register RIGHT
THREE positions.
1x2^(-6) is SIX positions right of 1x2^0,
shift output of Input Register RIGHT
SIX positions.
SHIFT-ADDER MULTIPLIER
This circuit only requires three 12-bit
adders to obtain the final results.
1 0 0 1
1 1 1
0 1 1 1
0 0 0 0
Multiplicand:   X = 0.12345 = 0.000111111001
Multiplier:       M = 0.14325 = 0.001001001010
Results           X x M = 0.0176842125 = 0.000001001000
1x2^(-9) is NINE positions right of 1x2^0,
shift output of Input Register RIGHT
NINE positions.
0 0 00 0 0 0 0 0 0 0 0 1x2^(-11) is ELEVEN positions right of 1x2^0,
shift output of Input Register RIGHT
ELEVEN positions.
1 1 10 0 0 0 1st partial product register
2nd partial product register
3rd partial product register
4th partial product register






Figure 6 - Shift-Adder Multiplier [11] 
 
Another type of shift-adder multiplier is the Horner shift-adder which is shown in Figure 
7.  Unlike the traditional shift-adder multiplier which generates each partial product then 
sums them together to get the result, the Horner shift-adder multiplier generates a partial 
product, and then sums this with the multiplicand to generate a new partial product.  The 
final result is based on the shift of the final partial product.  This method is more accurate 
than the traditional shift-adder.  Take the multiplication of 0.12345 x 0.14325.  The true 
answer is 0.0176842125.  Using the traditional shift-adder method, like in Figure 6, the 
result would be 0.017333984375.  This leaves an error of 0.000350228125 which is 
equivalent to approximately 1.5 LSB using 12-bit fixed-position math.  Using the Horner 
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method, the result would be 0.017578125 creating an error of 0.0001060875 which is 
approximately 0.4 LSB using 12-bit fixed-position math. 
+
1 1 1 1 Multiplicand register0 0 0 1
0 0
1 0 00 0 0 0 0
1 0 00 0 0 0 0
1x2^-11 is TWO positions right of 1x2^-9,
shift output of Input Register RIGHT
TWO positions.  Then sum the results of
 the shift with the multiplicand.
HORNER SHIFT-ADDER MULTIPLIER
1 0 0 1
1 1 0
1 1 1 0
1 0 0 0
Multiplicand:   X = 0.12345 = 0.000111111001
Multiplier:       M = 0.14325 = 0.001001001010
Results           X x M = 0.0176842125 = 0.000001001000
1 0 00 0 0 0 0 1 0 0 0
1 1 10 0 0 1
1st partial product register
2nd partial product register
3rd partial product register
Final Result
0 0 1 1 11 1 01 0 0 1
1x2^-9 is THREE positions right of 1x2^-6,
shift output of 1st partial product sum RIGHT
THREE positions.  Then sum the results of
 the shift with the multiplicand.
1 0 00 0 1 0 0 0 1 1 1
1x2^-6 is THREE positions right of 1x2^-3,
shift output of 2nd partial product sum RIGHT
THREE positions.  Then sum the results of
 the shift with the multiplicand.
1 0 00 0 1 0 0 0 0 0 1
1x2^-3 is THREE positions right of radix point,
shift output of 3rd partial product sum RIGHT
THREE positions.  No sum is required since







Figure 7 – Horner Shift-Adder Multiplier [11] 
 
The drawback to the Horner Method is that each partial product is dependent on the 
previous partial product.  This method forces the calculation of the partial products to be 
done in stages instead of in parallel, slowing the response time for the circuit and 
increasing the hardware requirement causing the designer to tradeoff between speed and 
area.  This is not very practical in a filter design.  The advantage for the Horner Method is 
that techniques such as the Canonical Signed Digit (CSD) method to reduce the number 
of ones to represent a value can be used to reduce the number of adder stages.  Despite 
the advantages that the CSD method can give to save on adders, the response time will 




During the multiplication of fractions, special care must be taken.  Generally the process 
of multiplication of fractions is done as it would be for integers.  The trick is to ensure 
that the radix point is located properly.  By using fixed-point math, the location of the 
radix is always at the same location.   
2.2.2.2 Signed Numbers 
The handling of signed fraction multiplication can be done by removing the signed bit 
and multiplying the remaining bits as if each number was unsigned.  Once the result is 
determined from the multiplication, the proper sign bit must be placed in the MSB.  The 
signed bit is found by sending the signed bits of the multiplier and multiplicand to the 




3 FIR Filter Overview 
3.1 Digital Filters 
Digital filters are used either for the separation of signals that have been combined or for 
the restoration of signals that have been distorted.  While analog filters can be used for 
these same tasks, the results are optimal when compared to digital filters. [12]   
Digital filters can be thought of as system that performs mathematical operations on 
discrete-time signals to modify that signal.  This is to enhance or reduce an aspect of that 
signal.  This is typically performed by an array of delays nd multiplies followed by an 
accumulator [13]. 
The arrangement of these arrays will result in either an Infinite Impulse Response (IIR) 
filter, or a Finite Impulse Response (FIR) filter.  Each of these filters can be represented 
by its impulse response, h (k) [13]. 
3.1.1 FIR Filters [13] 
FIR filters are represented by the differential equation shown in Equation (5) where N is 
the filter length, or number of coefficients, and bk is the coefficient. The hardware 
implementation is shown in the block diagram in Figure 8.  This implementation is 














Figure 8 - Transversal FIR structure 
 
There are three common methods to calculate the coefficients of a filter.  These methods 
are: the window method, frequency sampling, and the optimal method.  The window 
method is the simplest to perform, but does not have the flexibility that the other two 
methods have.  The frequency sampling method is best when not implementing the 
standard frequency selective filters such as low pass and high pass.  The optimal method 
is the most capable and flexible method that gives the best fit for the function being 
implemented.   
Common structures of the FIR filter include the linear phase structure, the frequency 
sampling structure, and the fast convolution.  The linear ph se structure (Figure 9) is a 
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variation of the transversal structure (Figure 8).  In this structure, the coefficients are 
symmetrical and can be leveraged to reduce the number of multipliers.  
A simple example of this is take a filter with the coefficients A, B, C, D and E where B = 
D and A = E.  Using Figure 8, the transverse method, b0 = A, b1 = B, and bn = E requiring 
five multipliers and four adders.  By sharing coefficients as in the linear phase structure 
in Figure 9, b0 = A, b1 = B, and bn = C.  The coefficients D and E will not be required 





















3.1.2 IIR Filters [13] 
IIR filters are represented by the differential equation shown in Equation (6).  x(n) and 
y(n) are the input and output of the filter respectively.  ak and bk are coefficients of the 
filter and N is the number of feed-forward coefficients where M is the number of 
feedback coefficients.  M is greater than, or equal to N. 
(6) 




There are several methods to calculate the coefficients of an IIR filter.  Some of these 
include:  pole-zero placement, impulse invariant, matched z-transform, and bilinear z-
transform.  The pole-zero placement method places polesand zeros on the z-plane to 
produce the desired frequency response.  This is only practical for very simple filters.  
The other three methods are used to convert analog filters into equivalent digital filters.  
The impulse invariant method preserves the original analog filter's impulse response, but 
not its magnitude-frequency response.  Also due to poor aliasing methods, it is not 
recommended for high-pass and band-stop filters.  The bilinear z-transform method is 
used to design classical analog filters such as the Butterworth and Chebyshev filters.  
This method maintains specific features of the magnitude response characteristics of the 
filters, but not the time-domain properties.  The matched z-transform has many of the 
same issues as the pole-zero placement method. 
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The structures of the IIR filters are generally cascaded or parallel combinations of low 
order sections.  These sections will either be Direct-Form structure as in Figure 10 or 
































Figure 11 - Canonic structure of IIR filter 
 
When compared to FIR filters, IIR filters are smaller making them more economical in 
computational and storage requirements and their coefficients are easier to calculate.  
Unfortunately IIR filters are not always stable and are susceptible to round-off noise and 
quantization errors.  
3.1.3 Types of Linear-Phase Filter Systems [13] [14] [15] 
3.1.3.1 Type I 
A type I system is a system that has a symmetric impulse response where 
 
(7) 




with M being an even integer.  Note, M is the filter length and n is the sample number 
starting at 0.  As seen in Figure 12, let M =4, then a[0] = h[4], a[1] = h[3], a[2] = h[2], 
center of symmetry is M/2 = 2. 
 
Figure 12 - Impulse Response of Type I Linear System [14] 
The frequency response of the system is 
(8) 
234567 =  ℎ+,4&568*8()  
By modifying Equation (8) to meet symmetry conditions, it can be rewritten to be 
 
(9) 
ℎ34567 = 4&56*/: ; +$,cos ?$*/:"() @ 
 
Figure 13 shows the impulse response of the Type I Linear System for a Low Pass filter.   
The magnitude response of the filter is shown in Figure 14.  Figure 15 shows the phase 







Figure 13 - Impulse Response of Type I FIR Filter 
 
 





Figure 15 - Phase Response of Type I FIR Filter 
 
 
3.1.3.2 Type II 
A type II system is similar to the type I system where it has a symmetric impulse 
response where M is an odd integer and is still the filter length, k is the sample number 
starting at 1.  This is seen in Figure 16, where M =5, then b[1] = h[4], b[2] = h[2], b[3] = 





Figure 16 - Impulse Response of Type II Linear System [14] 
The frequency response of the system is 
(10) 




!+$, = 2ℎ H. + 12 − $I , $ = 1,2, … , . + 1/2 
 






Figure 17 - Impulse Response of Type II Linear System 
 
 










3.1.3.3 Type III 
A type III system is, unlike the previous two systems, has an asymmetric impulse 
response shown in Figure 20 where 
 
(11) 
ℎ+, = −ℎ+. − ,,   0 ≤  ≤ . 
 




Figure 20 - Impulse Response of Type III Linear System [14] 
 
The frequency response of the type III system is 
(12) 
234567 = K4&56*/: L M+$,sin ?$*/:"(' O 
where 
M+$, = 2ℎ+./2 − $,, $ = 1,2, … , ./2 
 
 Figure 21 shows the impulse response of the Type III Linear System.  Figure 22 and 




Figure 21 - Impulse Response of Type III FIR Filter 
 
 





Figure 23 - Phase Response of a Type III FIR Filter 
 
 
3.1.3.4 Type IV 
A type IV system is similar to the type III system where it has an asymmetric impulse 
response where M is an odd integer as seen in Figure 24. 
 
Figure 24 - Impulse Response of Type IV Linear System [14] 
 









P+$, = 2ℎ H. + 12 − $I , $ = 1,2, … , . + 1/2 
 
The impulse response of the Type IV Linear System is seen below in Figure 25, and the 
frequency response is shown in Figure 26 and Figure 27. 
 
 







Figure 26 - Magnitude Response of Type IV FIR Filter. 
 
 
Figure 27 - Phase Response of Type IV FIR Filter. 
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In summary, there are four types of Linear Phase FIR filter systems. Type I is a system 
that is symmetric around the y-axis with an even order. Type II is symmetric around the 
y-axis with an odd order. Type III is asymmetric around the y-axis with an even order. 
Type IV is asymmetric around the y-axis with an odd order.   
Type I Linear Phase FIR filters will be used in this thesis because only Type I Linear 
Phase FIR filters can be either High Pass or Low Pass.  Type II and III filters cannot be 
High Pass filters due to zeros at 1π.  Type III and IV filters cannot be Low Pass filters 
due to zeros at 0π. 
 
 
3.1.4 Zeros in an FIR Linear-Phase System [14] 
For FIR filters, the system function is defined as 
(14) 
2Q =  ℎ+,Q&8*8()  
 
For type I and II systems, Equation (14) can be simplified with (7) to result in: 
 
(15) 
2Q =  Q&*2Q&' 
 
Based on Equation (15), if z0 is a zero, then z0-1 is also a zero.  When h[n] is real and z0 is 
a zero, z0
* is also a zero.  This implies that in general for h[n] that is real and symmetric, 
there are four sets of zeros. 
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There are exceptions to this rule.  Zeros come in pair if:   
(1) A zero is on the unit circle, then its reciprocal is equal to a conjugate.   
(2) If a zero is real and not on the unit circle, then the conjugate is equal to itself. 
A case where a zero is by itself is when a zero is at z = ±1 since in this case it will be its 
own reciprocal and conjugate.  This particular case is very important when z = -1.  If M is 
odd, then H(-1) = 0.  This makes it impossible to design h h-pass filters with a 
symmetric FIR filter where M is odd.  The Pole-Zero plots f a Type I and Type II 
systems are shown in Figure 28 and Figure 29 respectively.  In Figure 28, the zeros are 
complex conjugates located at non-critical frequencies, but in Figure 29, there is a zero at 
π, making it impossible to produce a true high-pass Type II FIR filter.   
 









4 Digital Systolic Filter Array 
 
Digital Wide Band Receivers are used in a variety of electronic warfare and 
communication applications.  At one time these two fields have very different bandwidth 
requirements where electronic warfare receivers required extremely wide bandwidths and 
communication receivers required very narrow bandwidths.  However communications 
receivers dealing with higher and higher data rates, they are requiring wider bandwidths 
to meet the demands of the higher data throughputs.   
One of the most critical components of a Digital Wide Band Receiver is the filter bank or 
array.  The purpose of the filter bank is to take a wideband signal and separate it into its 
basic frequency components.  The filter bank, seen in Figure 30, contains a systolic array 
of sets of high pass and low pass filters, with each stage doubling the number of sets of 
filters and reducing the sampling frequency by one-half.  By using this technique, the 
bandwidth each filter is responsible for is half of the previous stages bandwidth.  A 
systolic array is a parallel processing structure in which there is a set of processing 
devices interconnected together in a geometric pattern that will allow multiple devices to 














Figure 30 - Architecture of a filter array 
 
4.1 Filter Array Architecture 
Low Pass and High Pass filters will be paired together to cover the entire bandwidth of 
the preceding stage output as can be seen in Figure 31.    The spectral content of that 
bandwidth will be divided by the two filters with the lower half of the spectrum being 
passed by the LP filter and the upper half of the spectrum being passed by the HP filter 
making both filters "Half-Band" FIR filters.  This means that the cutoff frequency will 
have to be half of the Nyquist frequency, or a quarter of the sampling frequency.    As the 
sampling frequency is reduced in each stage, the cutoff frequency will be proportionally 
reduced which in turn reduces the band of frequencies being passed.  Th  transition band 





Figure 31 - Response of Low-pass and High=pass Half-Band FIR filters
 
To provide a better description of the filter array used for this thesis, the image in Figure 
32 shows a detailed example of the filter back used in Simulink.  An analog signal is 
generated by the Input Signal Generator (not shown).  This signal can have a bandwidth 
of 
RS: .  It is sampled at TU and digitized by an Analog-To-Digital Converter (ADC).  The 
digitized signal is then passed to the first stage of the ilter consisting of a highpass and 
lowpass filter.  The sample frequency at this stage is also TV.   
The image in Figure 32 shows an example of a filter bank.  The first two stages are 
shown with all the filters required to cover the entire bandwidth.  The third stage only 
shows the upper half band.  Each filter will be responsible for passing only half the 
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possible frequency band, making them half-band filters.  All the low pass filters are 





































































Figure 32 - Implementation of a systolic filter array. 
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The signal injected into the input of the filter bank will have known bandwidth, BW.  In 
the first stage, with fs equal to BW, the low-pass filter will pass lower half band and high-
pass filter will pass the upper half-band.  This gives each filter output to the next stage a 
bandwidth equal to BW/2.   
In the second stage, the sampling frequency will be fs/2.  Coming off the low-pass filter 
we have another set of filters in the same configuration with the output bandwidth equal 
to BW/4.  On the high frequency side of the array coming out of the high-pass filter, the 
output is sent to a set of filter that act opposite of how they acted for the low frequency 
side.  Figure 33 shows the frequency spectrum expected out of stage 2.  The green boxes 






Figure 33 - Frequency spectrum for stage 2 of filter bank. 
 
The reason for this is because these filters are operating in what is known as the second 
Nyquist Zone.  In this region, the filters are working on image frequencies.   Figure 34 
demonstrates the effect of Nyquist Zones over a wide spectrum.  The vertical axis is the 
actual input frequency and the horizontal axis is the output frequency.  The Nyquist 
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Zones are bounded by multiples of fs/2.  Where the multiple of fs/2 is odd, the frequencies 
lower are actual frequencies and the frequencies above are im g frequencies.  If the 
multiple of fs/2 is even, the opposite is true where the frequencies lower are image 
frequencies and the frequencies above are actual frequencies.  































Figure 34- Effects Nyquist Frequency has on filters. 
 
As seen in the array, if the first stage had an input signals with a bandwidth of 2000 MHz 
and an fs that was 4000 MHz,  the first peak is where the Nyquest Frequency (fs/2) is 
located has a value of 2000 MHz.  Based on this, the entire first stage is on the rising 
slope so can be used as expected.  But on the second stage, the sample frequency is ½ of 
the first, so it is now at 2000 MHz.  The overall bandwidth of the input signal for this 
stage is still 2000 MHz, so only half the frequency band is in the first Nyquist Zone, and 
the other half is in the second Nyquist Zone.   In the lower half frequency band, the filters 
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work as expected, however in the second half of the frequency band, the filters have to 
work on the image frequencies of the signal.  This means that in order to filter properly, 
the high-pass filter will work as a low-pass filter and visa-versa.  Notice that each time 
the sample frequency is divided by two; the number of Nyquist Zones is doubled, 
assuming that the original sample frequency is exactly double the signal bandwidth.  For 
each odd nth zone, the signal frequency is normal which allows the filters to work 
normally.  For each even nth zone, the signal frequency is mirrored which requires the 
filters to act as if they were mirrored as well.  So, if another stage were created , the 
sample frequency would be half of the previous sample frequency (1000 MHz/2 = 500 
MHz), the number of Nyquist zones would double (2x2 = 4), and si ce there is one set of 
filters per zone, that would mean there would be 4 sets of filters or 8 filters total.  The 
low set, 0-fs/2, would be in the first Nyquist zone.  The second set, fs/2 – fs, would be in 
the second Nyquist zone.  The third set, fs – 3fs/2, would be in the third zone, which acts 
like the first zone.  And lastly, the last set, 3fs/2 – 2fs, would be in the fourth zone, which 
acts like the second zone.  Based on the earlier information, the first and third sets would 
have normal filters, while the second and fourth sets would have filters that are mirrored.  
Each subsequent stage can be resolved using a similar technique until the desired filter 
bandwidths are reached. 
As the signal is passed from stage to stage, the filter bandwidths are halved, giving a 
better resolution to the signal frequency.  And once reaching the output of the final stage, 
the frequency components of the original signal will be produced with each bin at a 
specific small band of frequencies. 
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4.1.1 Simulation Results (using Figure 32 as reference) 
In Figure 35, two signals are injected into the input of the filter bank, 630MHz and 
770MHz.   
 
Figure 35 - 630MHz and 770MHz injected into filter bank input. 
 
These signals pass the first stage low pass filter as seen in Figure 36.  The harmonics 
created by these two signals is seen on the figure.  Th  harmonics are created by the sum 
and the differences between the two original or fundamental frequencies.  Since this is a 
low pass filter, the harmonics produced by integer multiples of the sum will be filtered 
out since they are in the stop band of the filter.  This leaves the harmonics produced by 
the difference in the fundamental frequencies.  These integer multiples of the difference 
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signal are added to the higher fundamental frequency a d subtracted from the lower 
fundamental frequency.  The end result is that the distance between the all the peaks 
equals the difference in the fundamental frequencies.  As the filters pass the results from 
one stage to the next, the width of the filter decreases.  If a signal passed to the next stage 
has a higher frequency then the Nyquist frequency of the filter, that signal will be folded.   
Folding is essential how it sounds.  Image a frequency scale on a piece of paper.  All the 
signals being passed to that filter are plotted.  Then the paper is folded at the Nyquist 
frequency.  Any signal above the frequency will now have its image frequency shown on 
the scale.  The image frequency is equal to the diff rence between the Nyquist Frequency 
and the signal frequency where the Nyquist frequency is equal to one-half of the sample 
frequency of the filter.  From this point on, the image frequency is now the representation 
of the original signal down the rest of the filter chain. 
 
Figure 36 - Output of first stage LP filter. 
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The second stage 400 – 800 MHz filter is a high pass filter that also passes both of these 
signals directly (Figure 37).  In this stage, the harmonics is generated by the modulation 




Figure 37 - Second stage 400-800MHz filter. 
 
Figure 38 shows the output of the 600 – 800 MHz filter.  This filter is a low pass filter, 
but due to Nyquest rules explained in section 4.1, it is passing a mirror image.  For this 




Figure 38- Third stage 600-800MHz filter. 
 
Figure 39 and Figure 40 show the output of the final st ge filters 600 – 700 MHz and 700 
– 800 MHz respectively.  The 600 – 700 MHz filter is actually a high-pass filter and the 
700 – 800 MHz filter is a low-pass filter.  The reason for this is because the previous 
stage was passing image frequencies where the lowerfrequency was actually shown in 





Figure 39 - Fourth stage 600-700 MHz. 
 
 





The outputs of the frequency bins in the final stage of the ilter bank are sent to a 
parameter encoder to be analyzed to generate a digital Pulse Descriptor Word (PDW). 
The PDW will include information regarding the signal including frequency, incident 
direction, pulse width, pulse amplitude and time of arrivl [5].   
The frequencies of the signals in each bin are just repres ntative of the actual signal.  In 
order to determine the true frequency of the signal a calculation will have to be 
performed.  The calculation will vary from bin to bin.  As seen in Figure 34 on page 41, 
the folding effect that the Nyquist zones have on the output of a particular filter will have 
to be considered.  Table 5 provides the equations needed to calculate the true frequency 
(Ftrue) that is represented by the output frequency of a bin (Fout). 




Nyquist Zone Output Signal Calculation 
LP41 0 TO (Fn4)/2 1 Ftrue = Fout 
HP41 (Fn4/2) TO Fn4  1 Ftrue = Fout 
HP42 Fn4 TO 3(Fn4)/2 2 Ftrue = Fs4 - Fout 
LP42 3(Fn4)/2 TO Fs4 2 Ftrue = Fs4 - Fout 
LP43 Fs4 TO 5(Fn4)/2 3 Ftrue = Fout + Fs4 
HP43 5(Fn4)/2 TO 3(Fn4) 3 Ftrue = Fout + Fs4 
HP44 3(Fn4) TO 7(Fn4)/2 4 Ftrue = 2(Fs4) - Fout 
LP44 7(Fn4)/2 TO 2(Fs4) 4 Ftrue = 2(Fs4) - Fout 
LP45 2(Fs4) TO 9(Fn4)/2 5 Ftrue = Fout + 2(Fs4) 




6 Ftrue = 3(Fs4) - Fout 
LP46 11(Fn4)/2 TO 3(Fs4) 6 Ftrue = 3(Fs4) - Fout 
LP47 3(Fs4) TO 13(Fs4)/2 7 Ftrue = Fout + 3(Fs4) 




8 Ftrue = 4(Fs4) - Fout 





4.1.2 Half Band FIR Filters 
4.1.2.1 Coefficient Design 
Table 6 shows the requirements of the filter based on the discussion in section 4.1. 
 
Table 6 - LP Filter Specification 
Type Symetric FIR Method Order Length Fc Stopband Attenuation Input Output




Type of Filter:  Type I Low Pass – Type I is selected because symmetric high-pass filters 
can only be built as type I.  As mentioned in the section 3.1.4, Type II filters have a zero 
at ω = π, in the frequency response which is not practical for a high pass filter since the 
gain will drop at that frequency.  This frequency is the Nyquist Frequency and the High 
Pass filter should pass that frequency at the same level and the other frequencies in the 
pass band.  Type III and type IV filters produce a π/2 phase shift. 
 
Symmetric:  A symmetric filter is desired since the coefficients of an FIR filter are 
effectively mirrored around the center coefficient.  In the case of the low pass filter, the 
coefficients are calculated using MATLAB's FDATOOL using the parameters in Table 6.  
The results are shown below in Table 7.  It can be seen how coefficient 1 and coefficient 
9 are the same.  The same goes for coefficients 2 and 8, 3 and 7, and 4 and 6.  Knowing 
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this, the same multiplier can be used for two coefficints to allow for hardware 
optimization.  This technique is known as folding.   
 
By folding the hardware, the number of multipliers are reduced from N, to (N+1)/2 for a 
Type I filter where N = M + 1, N = number of coefficients and M = filter order number.  
In this case, the filters are 8th order filters that would have needed nine coefficients and 
nine multipliers.  The filters will now only need five coefficients and five multipliers.   
 
Table 7 - Low Pass Coefficients (Highlighted rows are used for the folded FIR filter) 




1 -0.015625 11111110 
2 -0.0625 11111000 
3 -0.0078125 11111111 
4 0.296875 00100110 
5 0.5078125 01000001 
6 0.296875 00100110 
7 -0.0078125 11111111 
8 -0.0625 11111000 
9 -0.015625 11111110 
 
Fit Method:  Refers to what technique is used to compute the coefficients.  For this set of 
filters, the equiripple method is specified.  The equiripple method is also known as the 
Remez method, Parks-McClellan method, and the optimized filt r method.  Basically, it 
is a means where the coefficients are calculated for a ilter that just meets the 
performance specifications required with the minimal number of coefficients.   
Order:  Refers to the filter order. 
Length:  Refers to the number of coefficients required in a li ear FIR filter. 
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Fc:  Is the cutoff frequency.  The frequency response of an FIR filter can be thought of as 
some multiplication of an angle on the unit circle where 2π is defined as the sample 
frequency, then π will be the Nyquist frequency giving us a filter operating i a frequency 
band ranging 0 to π radians/sec.  Since the filters are only half band filters, the cutoff will 
be at π/2 radians/second. 
Stop-band Attenuation:  Since the input and output signals are 8 bit signals, there will be 
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For an 8-bit signal, SNRQ = 46.46 dB.  Based on this, the Stop-band Attenuation is set to 




Figure 41 - Comparison of Freq. Response of LP Filters using various ASTOP settings 
 
Figure 41 demonstrates the effect of various ASTOP settings.  With ASTOP set to 50dB 
(red line), there is a tolerable roll-off for the transition band while meeting the SNR 
specification.  60dB (blue line) would have a roll-off that would be too flat and 45dB 
(green line) would have too high of a noise floor.    







Figure 42 - Resultant Magnitude Response Curves. 
 
The response curve in Figure 42 shows that the quantized filtr has a similar pass band 
and transition band, with the stop band being only 8 dB higher and still under -40 dB.  
This meets all the required specifications. 
4.1.2.2 VHDL model and test bench design 
The filter bank was modeled first with the aid of tools available with MATLAB, and then 
was converted to a VHDL behavioral model.  The VHDL model was then modified using 
more efficient VHDL coding practices.  Due to the size of the code involved, it would be 
impractical to cover the details of the code in this thesis, so a general description and 
block diagram will be used to explain the functionality of the circuitry supported with 
simulation results from the VHDL code. 
4.1.2.2.1 Top Level/Testbench 
Figure 43 shows the top level of the architecture used to develop, t st, and validate the 


























































Figure 43 - Top Level / Testbench 
 
The first block is the signal generator.  It is used to generate various signals.  These 
signals include single to up to 16 sine wave signals and white no se.  White noise is used 
to test the frequency response of the filters where the sine wave signals are used to 
generate specific frequencies to ensure that the correct signal is passed out of the correct 
output of the filter bank.  The frequency of the sine wave signals can vary from 0 to 
multiples of gigahertz.  The amplitude of these signals is set to 1 volt. 
The A2D block converts the analog signal being produced by the signal generator to a 
signed 8-bit digital signal. 
Figure 43 shows the signal from the A2D block being split to two filter banks.  The top 
one is built using a Simulink model.  This is used to test that the filters are properly 
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functioning prior to creating the VHDL model shown in thebottom block.  Once it has 
been determined that the VHDL code is working properly, it is validated by comparing to 
the results of the Simulink model.   
MATLAB has a function that allows the co-simulation f VHDL code being ran using 
ModelSIM along side with a Simulink model.  The outputs of the two blocks are then 
compared in a Simulink testbench. 
 
Figure 44 - Results of a Co-Simulation test using a low-t-high chirp. 
 
An example of a test result for a low pass filter shown in Figure 44. The top sub-window 
is the signal being produced by the signal generator which is a low-to-high chirp signal.  
The next sub-window shows the output from the Simulink model to be used as a 
reference.  The third sub-window is the output from the VHDL model running 
simultaneously in ModelSIM.  The last window shows the difference between the two 
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filters outputs.  In this case, they are almost identical.  The error signal has an amplitude 
less then 0.05Vp-p as compared to input of 1.0 Vp-p. 
 
Figure 45 - Failed test demonstrated using co-simulation. 
 
As a contrast to a successful test, Figure 45 demonstrates how a failed test may appear.  
In this case, the Simulink model was a 10th order low pass filter, where the VHDL was an 
8th order low pass filter.  Since the 10th order filter has a steeper transition band as 
compared to the 8th order filter, there is an error produced in this region giving the output 




4.1.2.2.2 Filter Bank 
The filter bank blocks in Figure 43 contain the systolic array of FIR filters.  A systolic 
array is an array of processing devices in a pipelined structure that allow multiple 
simultaneous processes to be conducted more efficiently using a simple geometric or tree 
structure. [16]  As mentioned at the beginning of this chapter, the VHDL implementation 
is very large and difficult to fit within the confines of this thesis so, for ease of 
discussion, the focus is on the Simulink model with snippets of relevant VHDL code used 
for support. 
The VHDL code consists of a LP filter architecture and e tity, a HP filter architecture 
and entity, and a filter bank architecture and entity.  In VHDL, the entity is the wrapper 
or "black box" where the device is only seen as a set of input and output ports.  The 
architecture is the internal function of the device in question. 
The LP and HP filters VHDL codes are generated using the FDAtool in MATLAB.  
These are built using behavioral modeling.  By having MATLAB create the VHDL code, 
I can ensure that the behavior of the VHDL filter matches the behavior of the Simulink 
model of the filter.  The filter bank is built using the more efficient structural modeling 
where the LP and HP filters are used to create multiple filter components.   
4.1.2.2.2.1 Filter Bank Stage 1 
The signal injected into the filter bank is a signed 8-bit digital signal that is produced by 
taking the desired analog signal and quantizing it in the A2D block seen in Figure 43.  
This signal will have a bandwidth, BW, which will be in the multiples of gigahertz in 





LP1: 0 - fs/2
HP1: fs/2 - fs
fs = 4 GHz
BW_input:  2 GHz
 
Figure 46 - First Stage of filter bank. 
 
Assume the signal being processed by the system is a three-ton d signal with the 
frequencies being 400 MHz, 420 MHz, and 600 MHz.  This signal prior to digitization is 
seen in Figure 47.  After digitization, the signal is a signed 8-bit signal with a 2 GHz 




The following is the filter bank entity declaration: 
ENTITY Filter_Bank IS 
  PORT( clk                               :   IN    std_logic; 
        reset                             :   IN    std_logic; 
        enb                               :   IN    std_logic; 
        In1                               :   IN    std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out1                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out2                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out3                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out4                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out5                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out6                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out7                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out8                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out9                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out10                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out11                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out12                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out13                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out14                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out15                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        Out16                             :   OUT   std_logic_vector(7 DOWNTO 0);  -- sfix8_En7 
        ); 
END Filter_Bank; 
 
The input signal is connected to input port In1. 
 




Figure 46 shows the block diagram of the first stage of the ilter bank.  The output of low 
pass filter, LP1, will cover the band from 0 to fs/2 while the output of the high pass filter, 
HP1, will cover the band from fs/2 to fs where fs is the sample rate of 4 GHz.   
The following are the component declarations of LP1 and HP1, located in the filter bank 
code: 
  u_LP1 : LP_Filter  -- (0 - fn/2)  (0 - 1000 MHz w /clk = 4000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb, 
       Input => In1,  -- sfix8_En7 
       Output => LP1_out  -- sfix8_En7 
       ); 
 
  u_HP1 : HP_Filter  -- (fn/2 - fn)  (1000 - 2000 M Hz w/clk = 4000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb, 
       Input => In1,  -- sfix8_En7 
       Output => HP1_out  -- sfix8_En7 
       ); 
 
Note how in both filters they share the same input signal so that both filters can process 
the same data.  Once they are done, they create their own output signals to be used by the 
next stage. 
Figure 48 and Figure 49 shows the outputs of LP1 and HP1 respectively.  Note how HP1 
only contains the image frequencies of the signals in LP1 since none of the input signals 
are in the pass band of HP1.  Also note that there is greater than 10 dB difference 
between the desired signal and its image frequency.  As the image frequency signals are 






Figure 48 - Output of LP1. 
 
 











LP21: 0 to fs/2
HP21: fs/2 to fs
fs = 2 GHz
LP22: fs to (2fs - fs/2)








Figure 50 illustrates the second stage of the filter bank.  The outputs from stage 1 are seen 
being sent to the appropriate filters in stage two where they are processed.  At this stage, 
the sample rate is half of the previous stage at 2000 MHz.  This will cause the next stage 
filters to act as decimating filters which are used in multirate signal processing.  By 
definition, a decimating filter is a low pass filter tha  reduces the sample rate of the data 
by throwing away some of the data.  Since this filter is sampling at half the sample rate of 
the previous stage, half of the bits of the sample are discarded. [17] [1]  This reduction of 
bits makes the signal look wider within the filter allowing giving the filter a higher 
frequency resolution. 
Figure 50 shows that stage 2 consists of the following filters:  LP21 (Figure 51), HP21 
(Figure 52), HP22 (Figure 53), and LP22 (Figure 54).  LP21 and HP21 share the same 
input signal that was produced by LP1.  LP22 and HP22 share the signal produced by 
HP1.  These four produce the signals shown in Figure 51 to Figure 54.   
The following is the component instantiation for stage 2 filters: 
  u_LP21 : LP_Filter  -- (0 to fn/2)  (0 - 500 MHz w/clk = 2000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_2_0, 
       Input => LP1_out  -- sfix8_En7 
       Output => LP_Filter_0_400MHz_out1  -- sfix10 _En8 
       ); 
 
  u_HP21 : HP_Filter  -- (fn/2 to fn)  (500 - 1000 MHz w/clk = 2000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_2_0, 
       Input => LP1_out  -- sfix8_En7 
       Output => HP21_out  -- sfix8_En7 
       ); 
 
  u_HP22 : HP_Filter  -- (fn to fn + fn/2)  (1000 -  1500 MHz w/clk = 2000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_2_0, 
       Input => HP1_out  -- sfix8_En7 
       Output => HP22_out  -- sfix8_En7 
       ); 
 
  u_LP22 : LP_Filter  -- (fn + fn/2 to fs)  (1500 -  2000 MHz w/clk = 2000 MHz) 
    PORT MAP 
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      (clk => clk, 
       reset => reset, 
       enb => enb_1_2_0, 
       Input => HP1_out  -- sfix8_En7 
       Output => LP22_out  -- sfix8_En7 
       ); 
 
LP21 is a low pass filter that covers the band from 0 – 500 MHz.  Of the original three 
signals, only the 400 and 420 MHz signals are passed unattenuated.  Th  600 MHz signal 
has been attenuated by 10 dB as compared to the output of LP1 seen in Figure 48.  The 
signal F5 shown in Figure 51 is a harmonic signal produced in the previous stage as a 
result of the difference between F3 and the average of F1 and F2.  Since this harmonic is 
in the pass-band of LP21, it is passed unattenuated as is the average of F1 and F2.  
In the VHDL code, LP21's input is LP1_out.  It produces the output signal LP21_out.  
Note that while it and the other three filters in this stage the same clock as the filters in 
the previous stage, the filters of stage 2 share a different clock enable signal.  This will be 
explained later in section 4.1.2.2.3 on page 83.  The sampling action is a combination of 




Figure 51 - Output from LP21 covering the 0-500 MHz band. 
 
HP21 is a high pass filter that covers the band from 500 – 1000 MHz.  Of the original 
three signals, only the 600 MHz signal is passed unatte uated.  The average of 400 and 
420 MHz signal, known as F4 from here forward, has been attenuated by 15 dB as 
compared to the output of LP1 seen in Figure 48.  The signal F5 in Figure 52 has been 
reduced by 40 dB in this filter since it is in the cutoff region of HP21.  The signal labeled 
F6 is the harmonic produced by LP1 as a result of the mixing of F3 and F4.  It was 
attenuated in LP1, but in HP21, it is passed unmodified due to it being in the pass-band of 
the filter. 
In the VHDL code, HP21's input is LP1_out like it was for LP21.  This filter produces the 




Figure 52 - Output from HP21 covering the 500 - 1000 MHz band. 
 
HP22 is a high pass filter that covers the band from 1000 – 1500 MHz.  All three of the 
original signals are attenuated with this filter.  This filter receives its input from HP1 
which only had image frequencies in its band.  Comparing Figure 53 with Figure 49 it is 
apparent that the signals that HP22 are filtering are image frequencies of the signals that 
are between 1000 and 2000 MHz in Figure 49.  Since HP22 is operating above the 
Nyquist frequency, it will act like a low pass filter instead of a high pass filter.  The 
output of HP22 is seen in Figure 53.  The signal labeled F9 has been attenuated by 20 dB 
due to being in the stop band of the filter.  The signals F7 and F8 are unmodified while 
passing through the filter since they are in the pass band.   
In the VHDL code, HP22's input is HP1_out.  This filter produces the output signal 




Figure 53 - Output from HP22 covering the 1000 - 1500 MHz band 
 
LP22 is a low pass filter that covers the band from 1500 – 2000 MHz.  All three of the 
original signals are attenuated with this filter as they were in HP22.  This filter receives 
its input from HP1 which only had image frequencies in its band.  Comparing Figure 54 
with Figure 49 it is apparent that the signals thatLP22 are filtering are image frequencies 
of the signals that are between 1000 and 2000 MHz in Figure 49.  Since LP22 is 
operating above the Nyquist frequency, it will act like a high pass filter instead of a low 
pass filter.  The output of LP22 is seen in Figure 54. The signals labeled F11 and F12 
have been primarily unmodified since it is in the pass band of the filter.  The signal F13 
has been attenuated by nearly 15 dB.   
In the VHDL code, LP22's input is LP1_out.  This filter produces the output signal 




















LP31: 0 to fs/4
HP31: fs/4 to fs/2
fs = 1 GHz
LP32: fs/2 to (fs - fs/2)




Figure 55 - Lower half-band of Stage 3. 
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Figure 55 illustrates the lower half-band of the third stage of the filter bank.  The outputs 
from filters LP21 and HP21 in the second stage are seen being s nt to the appropriate 
filters in stage three where they are processed.  The upp r half of stage three is identical 
except the inputs are from LP22 and HP22.  The upper half will not be discussed any 
further since the only signals being processed are harmonics f the fundamental 
frequencies and will only be attenuated further.  The sample rate in stage three is 1000 
MHz.  As in stage 2, the filters will act as decimators which will further improve the 
frequency resolution. 
The filters of stage three include:  LP31 (Figure 56), HP31 (Figure 57), HP32 (Figure 
58), and LP32 (Figure 59), LP33, HP33, HP34, LP34.  LP31 and HP31 share the same 
input signal that was produced by LP21.  LP32 and HP32 share the signal produced by 
HP21.  These four produce the signals shown in Figure 56 to Figure 59.   
The following is the component instantiation for stage 3 filters: 
 
  u_LP31 : LP_Filter  -- (0 to fn/2)  (0 - 250 MHz w/ clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => LP21_out,  -- sfix8_En7 
       Output => LP31_out  -- sfix10_En8 
       ); 
 
  u_HP31 : HP_Filter  -- (fn/2 to fn)  (250 - 500 M Hz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => LP21_out,  -- sfix8_En7 
       Output => HP31_out  -- sfix8_En7 
       ); 
 
  u_HP32 : HP_Filter  -- (fn to fs - fn/2)  (500 - 750 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => HP21_out,  -- sfix8_En7 
       Output => HP32_out  -- sfix8_En7 
       ); 
 
  u_LP32 : LP_Filter  -- (fs - fn/2 to fs)  (750 - 1000 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
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       enb => enb_1_4_0, 
       Input => HP21_out,  -- sfix8_En7 
       Output => LP32_out  -- sfix8_En7 
       );  
 
  u_LP33 : LP_Filter  -- (fs to fs + fn/2)  (1000 -  1250 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => LP22_out,  -- sfix8_En7 
       Output => LP33_out  -- sfix10_En8 
       ); 
 
  u_HP33 : HP_Filter  -- (fs + fn/2 to 3fn)  (1250 - 1500 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => LP22_out,  -- sfix8_En7 
       Output => HP33_out  -- sfix8_En7 
       ); 
 
  u_HP34 : HP_Filter  -- (3fn to 2fs - fn/2)  (1500  - 1750 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => HP22_out,  -- sfix8_En7 
       Output => HP34_out  -- sfix8_En7 
       ); 
 
  u_LP34 : LP_Filter  -- (2fs - fn/2 to 2fs)  (1750  - 2000 MHz w/clk = 1000 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_4_0, 
       Input => HP22_out,  -- sfix8_En7 
       Output => LP34_out  -- sfix8_En7 
       ); 
 
LP31 is a low pass filter that covers the band from 0 – 250 MHz.  The 400 and 420 MHz 
signals are attenuated 40 dB by this filter.  The 600 MHz signal is not processed by this 
filter.  The harmonic signal F5 is passed unmodified.  LP31's output can be viewed in 
Figure 56.   
In the VHDL code, LP31's input is LP21_out.  It produces the output signal LP31_out.  It 





Figure 56 – Output from LP31 covering the 0 - 250 MHz band 
 
HP31 is a high pass filter that covers the band from 250 – 500 MHz.  It processes the 
same signals as LP31, however this time the 400 and 420 MHz signals are unmodified by 
the filter and F5 is slightly attenuated 10dB due to the gradual transition band that is 
expected using a low order filter.  The 600 MHz signal is also not processed by this filter.  
Note in Figure 57 how the fundamental signals of 400 MHz and 420 MHz are now no 
longer combined as they were in earlier stages.  This is due to the greater frequency 
resolution that is achieved by utilizing multiple stages of decimating filters.  This will be 
further enhanced in the next stage of filters.   
In the VHDL code, HP31's input is LP21_out as it was for LP31.  It produces the output 






Figure 57 - Output from HP31 covering the 250 - 500MHz band. 
 
HP32 is a high pass filter that covers the band from 500 – 750 MHz.  It processes the 
signal produced by HP21.  Since the sampling frequency is 1000 MHz, the Nyquist 
frequency is 500 MHz.  The frequencies HP32 and LP32 are working on are between the 
Nyquist frequency and the sampling frequency.  In this band, the spectrum appears 
flipped as to what is expected.  This is because the signals are a resultant of harmonics 
produced by mixing the sample frequency with signals within the desired band.  In Figure 
58, the signal F14 is a result of subtracting the sample frequency with the fundamental 
frequency F3, where 1000 MHz – 600 MHz = 400 MHz.  The filter is designed to display 
only 500MHz, so the resulting output is a result of he mixing process.  Comparing F14 
in HP32 with the original signal F3 in Figure 52 it can be seen the only difference is that 
F14 is a mirror image of F3.  They both have the same mplitude.  This is because the 
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signal F14 is in the pass band of this high pass filter that has a pass band from 250 MHz 
to 500 MHz.  The output of HP32 also includes an image of the harmonic signal F6.  It is 
labeled F15 in Figure 58.  It has been attenuated 10dB since it is in the stop band of the 
filter. 
In the VHDL code, HP32's input is HP21_out.  It produces the output signal HP32_out.  
It is clocked by enb_1_4_0. 
 
Figure 58 - Output from HP32 covering the 500 - 750MHz band. 
 
LP32 is a low pass filter that covers the band from 750 – 1000 MHz.  This filter 
processes the signals F14 and F15 like HP32.  But since it is a low pass filter, F15 is 
unmodified and F14 is attenuated by 40 dB.  LP31's output can be viewed in Figure 59.   
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In the VHDL code, LP32's input is HP21_out.  It produces the output signal LP32_out.  It 
is clocked by enb_1_4_0. 
 
 











HP42: fs/2 to 3fs/4
LP42: 3fs/4 to 2fs
fs = 500 MHz
LP43: 2fs to 5fs/4








Figure 60 illustrates a portion of the fourth stage of the filter bank.  The outputs from 
filters HP31 and HP32 in the third stage are seen being sent to the appropriate filters in 
stage four where they are processed.  The upper half of stage three is identical except the 
inputs are from LP22 and HP22.  This thesis will only cover this area of the fourth stage 
since that is where the fundamental frequencies of 400 MHz, 420MHz, and 600 MHz are 
expected to be outputted.  The other outputs will not be discussed because they will only 
contain harmonics. 
The filters of stage three include:  LP41, HP41, HP42 (Figure 61), LP42 (Figure 62), 
LP43 (Figure 63), HP43 (Figure 64), HP44, LP44, LP45, HP45, HP46, LP46, LP7
HP47, HP48, and LP48.  LP42 and HP42 share the same input signal that was produced 
by HP31.  LP44 and HP44 share the signal produced by HP32.  These four produce the 
signals shown in Figure 61 to Figure 64.   
The following is the component instantiation for stage 4 filters: 
 
  u_LP41 : LP_Filter  -- (0 to fn/2)  (0 - 125 MHz w/ clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP31_out,  -- sfix8_En7 
       Output => Out1 --LP41_out  -- sfix8_En7 
       ); 
 
  u_HP41 : HP_Filter  -- (fn/2 to fn)  (125 - 250 M Hz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP31_out,  -- sfix8_En7 
       Output => Out2 --HP41_out  -- sfix8_En7 
       ); 
 
  u_HP42 : HP_Filter  -- (fn to fs - fn/2)  (250 - 375 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP31_out,  -- sfix8_En7 
       Output => Out3 --HP42_out  -- sfix8_En7 
       ); 
 
  u_LP42 : LP_Filter  -- (fs - fn/2 to fs)  (375 - 500 MHz w/clk = 500 MHz) 
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    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP31_out,  -- sfix8_En7 
       Output => Out4 --LP42_out  -- sfix8_En7 
       );  
 
  u_LP43 : LP_Filter  -- (fs to fs + fn/2)  (500 - 675 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP32_out,  -- sfix8_En7 
       Output => Out5 --LP43_out  -- sfix10_En8 
       ); 
 
  u_HP43 : HP_Filter  -- (fs + fn/2 to 3fn)  (675 -  750 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP32_out,  -- sfix8_En7 
       Output => Out6 --HP43_out  -- sfix8_En7 
       ); 
 
  u_HP44 : HP_Filter  -- (3fn to 2fs - fn/2)  (750 - 875 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP32_out,  -- sfix8_En7 
       Output => Out7 --HP44_out  -- sfix8_En7 
       ); 
 
  u_LP44 : LP_Filter  -- (2fs - fn/2 to 2fs)  (875 - 1000 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP32_out,  -- sfix8_En7 
       Output => Out8 --LP44_out  -- sfix8_En7 
       );   
 
  u_LP45 : LP_Filter  -- (2fs to 2fs + fn/2)  (1000  - 1125 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP33_out,  -- sfix8_En7 
       Output => Out9 --LP45_out  -- sfix10_En8 
       ); 
 
  u_HP45 : HP_Filter  -- (2fs + fn/2 to 5fn)  (1125  - 1250 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP33_out,  -- sfix8_En7 
       Output => Out10 --HP45_out  -- sfix8_En7 
       ); 
 
  u_HP46 : HP_Filter  -- (5fn to 3fs - fn/2)  (1250  - 1375 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP33_out,  -- sfix8_En7 
       Output => Out11 --HP46_out  -- sfix8_En7 
       ); 
 
  u_LP46 : LP_Filter  -- (3fs - fn/2 to 3fs)  (1375  - 1500 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP33_out,  -- sfix8_En7 
       Output => Out12 --LP46_out  -- sfix8_En7 
       );  
 
  u_LP47 : LP_Filter  -- (3fs to 3fs + fn/2)  (1500  - 1625 MHz w/clk = 500 MHz) 
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    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP34_out,  -- sfix8_En7 
       Output => Out13 --LP47_out  -- sfix10_En8 
       ); 
 
  u_HP47 : HP_Filter  -- (3fs + fn/2 to 7fn)  (1625  - 1750 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => LP34_out,  -- sfix8_En7 
       Output => Out14 --HP47_out  -- sfix8_En7 
       ); 
 
  u_HP48 : HP_Filter  -- (7fn to 4fs - fn/2)  (1750  - 1875 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP34_out,  -- sfix8_En7 
       Output => Out15 --HP48_out  -- sfix8_En7 
       ); 
 
  u_LP48 : LP_Filter  -- (4fs - fn/2 to 4fs)  (1875  - 2000 MHz w/clk = 500 MHz) 
    PORT MAP 
      (clk => clk, 
       reset => reset, 
       enb => enb_1_8_0, 
       Input => HP34_out,  -- sfix8_En7 
       Output => Out16 --LP48_out  -- sfix8_En7 
       ); 
 
HP42 is a high pass filter that covers the band from 250 – 375 MHz.  The 400 MHz 
signal is attenuated 10 dB and 420 MHz signal is attenuated 20 dB by this filter.  Since 
the sampling frequency is 500 MHz, the Nyquist frequency is 250 MHz.  The frequencies 
HP42 and LP42 are working on are between the Nyquist frequency and the sampling 
frequency.  In this band, the spectrum appears flipped as to what is expected.  This is 
because the signals are a resultant of harmonics produced by mixing the sample 
frequency with signals within the desired band.  The harmonic F5 is passed unattenuated 
from HP31 since it is in the pass band of this filter.  Since HP42 is working on a band 
that is between fn and fs, the spectrum is mirrored causing the HP filter to act as a LP 
filter and LP filter like an HP filter. 600 MHz signal is not processed by this filter.  
HP42's output can be viewed in Figure 61.   
80 
 
In the VHDL code, HP42's input is HP31_out.  It produces the output signal Out3.  It is 




Figure 61 - Output from HP42 covering the 250 - 375MHz band. 
 
LP42 is a low pass filter that covers the band from 375 – 500 MHz.  It processes the same 
signals as HP42, however this time the 400 and 420 MHz signals are unmodified by the 
filter and F5 is attenuated 30dB.  The 600 MHz signal is also not processed by this filter.  
Note in Figure 62 how the fundamental signals of 400 MHz and 420 MHz now clearly 
separated.  The frequency resolution of this stage is 500MHz/9 = 55.5 MHz.  As we can 
see by this output, we can still clearly see the two signals with only some distortion.  To 
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completely see these two signals, would require a sample frequency of 62.5 MHz giving 
the filter a resolution of 6.94 MHz.   
In the VHDL code, LP42's input is HP31_out as it was for HP42.  It produces the output 




Figure 62 - Output from LP42 covering the 375 - 500MHz band 
 
LP43 is a low pass filter that covers the band from 500 – 625 MHz.  It processes the 
signal produced by HP32.  The frequencies HP43 and LP43 are working on are above the 
sampling frequency and an odd integer multiple of the Nyquist frequency, they appear the 
same as the fundamental frequencies.  The low pass and high pass filters in this region act 
normal.  In Figure 63, the signal F19 is a result of subtracting the sample frequency from 
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the fundamental frequency F3, where 600 MHz – 500 MHz = 100 MHz.  The filter is 
designed to display only 250MHz, so the resulting output is a result of the mixing 
process.  Comparing F19 in LP43 with the original signal F3 in Figure 52 it can be seen 
the only difference is that F19 shows up as 100 MHz.  They both have the same 
amplitude.  This is because the signal F94 is in the pass band of this low pass filter that 
has a pass band from 0 MHz to 125 MHz.  The output of LP43 also the harmonics 
produce by the mixing of the 400 and 420 MHz fundamental signals.  These harmonics 
will be seen in all the filters.  
In the VHDL code, LP43's input is HP32_out.  It produces the output signal Out5.  It is 








HP43 is a high pass filter that covers the band from 625 – 750 MHz.  This filter processes 
the signal F19 like LP43.  But since it is a high pass filter, F19 is attenuated 10 dB.  
HP43's output can be viewed in Figure 64.   
In the VHDL code, HP43's input is HP32_out.  It produces the output signal Out6.  It is 
clocked by enb_1_8_0. 
 
 
Figure 64 - Output from HP43 covering the 675 - 750MHz band. 
 
4.1.2.2.3 Timing Controller for the filter bank 
For proper decimation of the filters, they have to be clocked at half the rate of the 
previous stage of filter.  A simple way to create th clocks is to use a counter that is 
clocked by the first stage.  The second stage will be connected to bit 0 of the clock.  The 
third stage will be connected to bit 1 and the fourth stage would be connected to bit 2.  
84 
 
The problem using this method is that each stage will have a clock bit duration that is 
twice as long as the previous stage.  This will sample two bits of data resulting in an 
improper result.  To ensure that the clock of a particular st ge is of the appropriate length, 
the output of the appropriate bit is gated by the original clock. 
The VHDL for the Timing Controller can be seen in Appendix A.  This Timing 
Controller was produced by MATLAB HDL coder.  In this case 3 counters were 
instantiated.  These counters consisted of 1-bit, 2-bit, and 3-bit counters.  Each counter 
produced two outputs. The first is for a low-to-high clock, the other is a high-to-low 
clock.  This allows for use with multiphase filters.  Each counter is clocked by the 
original clock.  The outputs are gated by a clock enable signal.  A total of 8 clocks are 
created.  They are enb, enb_1_1_1, enb_1_2_0, enb_1_2_1, enb_1_4_0, enb_1_4_1, 
enb_1_8_0, and enb_1_8_1. 
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5 Conclusion and Future Work 
 
5.1 Conclusion on the work 
The ability to sense spectral activity across a very wide bandwidth has become increasing 
important for electronic warfare receivers as well as in commercial wireless applications. 
Spectral sensing receivers such as these are required to cover bandwidths in the GHz 
range and channelize signals into frequency bins in the kilo-hertz or mega-hertz range 
depending on the application.  The challenge is to detect and determine spectral 
characteristics of multiple signals with varying power levels and signal characteristics in 
real time.   A number of Digital Wideband Spectral Sensing Receiver (DWSSR) 
architectures are based on the Fast Fourier Transform (FFT).   The hardware and 
computational requirements for the FFT based DWSSR depends on the number of 
frequency bands and the quality of the FFT outputs required fo  signal arbitration and 
signal parameter characterization.   
This thesis investigated an alternative to the FFT based design.  The Filter Bank (FB) 
DWSSR consists of a number of identical digital low pass nd high pass filters. The input 
frequency spectrum is channelized into a number of frequency bins that depends on the 
number of tiers of filters and the parameters of the low and high pass filters.  The 
sampling frequency of the filters is decimated by a factor of two while progressing from 
one tier to the next tier of filters while the number of filters is doubled.  The FB DWSSR 
is a simple and flexible design that can give better performance when compared to the 
FFT based DWSSR utilizing the same space.   
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By utilizing tools in MATLAB, the coefficients that produce the optimum design of the 
hardware efficient prototype low pass and high pass filters are determined.  The 
prototypes are instantiated several times within the FB DWSSR to achieve the 
performance and characterization required for a particular application.  Each instantiated 
FIR filter is designed to achieve a particular frequency response based on the sample 
frequency and the location of the filter within the FB DWSSR structure.   
Hardware Description (HDL) design of the FB DWSSR architecture is used to evaluate 
the optimized hardware to assess the area and power requiements as well as the 
performance based on fixed point hardware.  The HDL design of the prototype filters 
does not require multipliers which use a lot of space and power.  Based on the needs of 
the design, a variety of adders are available to be used.  The Ripple-Carry adder is used if 
area and power is a concern, or Carry-Look-Ahead Adder (CLA) is used if speed is a 
priority.   The resultant filters are comparable to the MATLAB models in performance 
and smaller in area when compared to traditional FIR filters that are dependent on 
multipliers.   
5.2 Suggestions for future work 
This thesis investigated the possibility of using an area and power efficient architecture in 
place of traditional FIR based DWSSRs.  Any future work in following this paper should 
concentrate on investigating the implementation of the FB DWSSR and direct 
comparison between the two architectures to determine the mor  efficient design. 
To do this successfully, it would be helpful to characterize a proven FFT based DWSSR.  
The characteristics should cover transistor count, area of a typical technology and the 
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power required to run the design.  Other parameters to investigate include maximum 
bandwidth, frequency resolution, and dynamic range. 
Using the baseline set by the characterization of the FFT based DWSSR, the design goals 
of the FB DWSSR can be determined.  With this in mind the appropriate adders can be 
used to build the filters to implement the filter bank.   
Trade-offs can be determined by modifying the prototype filters.  If better dynamic range 
is required, adjust the filter order or the word size of the adders.  If better frequency 
resolution is required, add another stage of filters, keeping in mind this will double the 









-- ------------------------------------------------ ------------- 1 
-- 2 
-- File Name: Timing_Controller.vhd 3 
-- Created: 2010-03-09 11:05:23 4 
-- Generated by MATLAB 7.6 and Simulink HDL Coder 1 .3 5 
-- 6 
-- VHDL code created from filterbank_tester/Filter Bank 7 
-- 8 
-- ------------------------------------------------ ------------- 9 
 10 
 11 
-- ------------------------------------------------ ------------- 12 
-- 13 
-- Module: Timing_Controller 14 
-- Source Path: Timing Controller 15 
-- Hierarchy Level: 1 16 
-- 17 
-- 18 
-- ------------------------------------------------ ------------- 19 
LIBRARY IEEE; 20 
USE IEEE.std_logic_1164.ALL; 21 
USE IEEE.numeric_std.ALL; 22 
 23 
ENTITY Timing_Controller IS 24 
  PORT( clk                               :   IN    std_logic; 25 
        reset                             :   IN    std_logic; 26 
        clk_enable                        :   IN    std_logic; 27 
        enb                               :   OUT   std_logic; 28 
        enb_1_1_1                         :   OUT   std_logic; 29 
        enb_1_2_0                         :   OUT   std_logic; 30 
        enb_1_2_1                         :   OUT   std_logic; 31 
        enb_1_4_0                         :   OUT   std_logic; 32 
        enb_1_4_1                         :   OUT   std_logic; 33 
        enb_1_8_0                         :   OUT   std_logic; 34 
        enb_1_8_1                         :   OUT   std_logic 35 
        ); 36 
END Timing_Controller; 37 
 38 
 39 
ARCHITECTURE rtl OF Timing_Controller IS 40 
 41 
  -- Signals 42 
  SIGNAL count2                           : std_log ic; 43 
  SIGNAL phase_1                          : std_log ic; 44 
  SIGNAL phase_1_tmp                      : std_log ic; 45 
  SIGNAL phase_0                          : std_log ic; 46 
  SIGNAL phase_0_tmp                      : std_log ic; 47 
  SIGNAL count4                           : unsigne d(1 DOWNTO 0);  -- ufix2 48 
  SIGNAL phase_1_1                        : std_log ic; 49 
  SIGNAL phase_1_tmp_1                    : std_log ic; 50 
  SIGNAL phase_0_1                        : std_log ic; 51 
  SIGNAL phase_0_tmp_1                    : std_log ic; 52 
  SIGNAL count8                           : unsigne d(2 DOWNTO 0);  -- ufix3 53 
  SIGNAL phase_all                        : std_log ic; 54 
  SIGNAL phase_1_2                        : std_log ic; 55 
  SIGNAL phase_1_tmp_2                    : std_log ic; 56 
  SIGNAL phase_0_2                        : std_log ic; 57 
  SIGNAL phase_0_tmp_2                    : std_log ic; 58 
 59 
BEGIN 60 
  Counter2 : PROCESS (clk, reset) 61 
  BEGIN 62 
    IF reset = '1' THEN 63 
      count2 <= '1'; 64 
    ELSIF rising_edge(clk) THEN 65 
      IF clk_enable = '1' THEN 66 
          count2 <= NOT count2; 67 
      END IF; 68 
    END IF;  69 
  END PROCESS Counter2; 70 
 71 
  temp_process1 : PROCESS (clk, reset) 72 
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  BEGIN 73 
    IF reset = '1' THEN 74 
      phase_1 <= '1'; 75 
    ELSIF rising_edge(clk) THEN 76 
      IF clk_enable = '1' THEN 77 
        phase_1 <= phase_1_tmp; 78 
      END IF; 79 
    END IF;  80 
  END PROCESS temp_process1; 81 
 82 
  phase_1_tmp <= '1' WHEN count2 = '0' AND clk_enab le = '1' ELSE '0'; 83 
 84 
  temp_process2 : PROCESS (clk, reset) 85 
  BEGIN 86 
    IF reset = '1' THEN 87 
      phase_0 <= '0'; 88 
    ELSIF rising_edge(clk) THEN 89 
      IF clk_enable = '1' THEN 90 
        phase_0 <= phase_0_tmp; 91 
      END IF; 92 
    END IF;  93 
  END PROCESS temp_process2; 94 
 95 
  phase_0_tmp <= '1' WHEN count2 = '1' AND clk_enab le = '1' ELSE '0'; 96 
 97 
  Counter4 : PROCESS (clk, reset) 98 
  BEGIN 99 
    IF reset = '1' THEN 100 
      count4 <= to_unsigned(1, 2); 101 
    ELSIF rising_edge(clk) THEN 102 
      IF clk_enable = '1' THEN 103 
        IF count4 = to_unsigned(3, 2) THEN 104 
          count4 <= to_unsigned(0, 2); 105 
        ELSE 106 
          count4 <= count4 + 1; 107 
        END IF; 108 
      END IF; 109 
    END IF;  110 
  END PROCESS Counter4; 111 
 112 
  temp_process3 : PROCESS (clk, reset) 113 
  BEGIN 114 
    IF reset = '1' THEN 115 
      phase_1_1 <= '1'; 116 
    ELSIF rising_edge(clk) THEN 117 
      IF clk_enable = '1' THEN 118 
        phase_1_1 <= phase_1_tmp_1; 119 
      END IF; 120 
    END IF;  121 
  END PROCESS temp_process3; 122 
 123 
  phase_1_tmp_1 <= '1' WHEN count4 = to_unsigned(0,  2) AND clk_enable = '1' ELSE '0'; 124 
 125 
  temp_process4 : PROCESS (clk, reset) 126 
  BEGIN 127 
    IF reset = '1' THEN 128 
      phase_0_1 <= '0'; 129 
    ELSIF rising_edge(clk) THEN 130 
      IF clk_enable = '1' THEN 131 
        phase_0_1 <= phase_0_tmp_1; 132 
      END IF; 133 
    END IF;  134 
  END PROCESS temp_process4; 135 
 136 
  phase_0_tmp_1 <= '1' WHEN count4 = to_unsigned(3,  2) AND clk_enable = '1' ELSE '0'; 137 
 138 
  Counter8 : PROCESS (clk, reset) 139 
  BEGIN 140 
    IF reset = '1' THEN 141 
      count8 <= to_unsigned(1, 3); 142 
    ELSIF rising_edge(clk) THEN 143 
      IF clk_enable = '1' THEN 144 
        IF count8 = to_unsigned(7, 3) THEN 145 
          count8 <= to_unsigned(0, 3); 146 
        ELSE 147 
          count8 <= count8 + 1; 148 
        END IF; 149 
      END IF; 150 
    END IF;  151 




  phase_all <= '1' WHEN clk_enable = '1' ELSE '0'; 154 
 155 
  temp_process5 : PROCESS (clk, reset) 156 
  BEGIN 157 
    IF reset = '1' THEN 158 
      phase_1_2 <= '1'; 159 
    ELSIF rising_edge(clk) THEN 160 
      IF clk_enable = '1' THEN 161 
        phase_1_2 <= phase_1_tmp_2; 162 
      END IF; 163 
    END IF;  164 
  END PROCESS temp_process5; 165 
 166 
  phase_1_tmp_2 <= '1' WHEN count8 = to_unsigned(0,  3) AND clk_enable = '1' ELSE '0'; 167 
 168 
  temp_process6 : PROCESS (clk, reset) 169 
  BEGIN 170 
    IF reset = '1' THEN 171 
      phase_0_2 <= '0'; 172 
    ELSIF rising_edge(clk) THEN 173 
      IF clk_enable = '1' THEN 174 
        phase_0_2 <= phase_0_tmp_2; 175 
      END IF; 176 
    END IF;  177 
  END PROCESS temp_process6; 178 
 179 
  phase_0_tmp_2 <= '1' WHEN count8 = to_unsigned(7,  3) AND clk_enable = '1' ELSE '0'; 180 
 181 
  enb <=  phase_all AND clk_enable; 182 
 183 
  enb_1_1_1 <=  phase_all AND clk_enable; 184 
 185 
  enb_1_2_1 <=  phase_1 AND clk_enable; 186 
 187 
  enb_1_2_0 <=  phase_0 AND clk_enable; 188 
 189 
  enb_1_4_1 <=  phase_1_1 AND clk_enable; 190 
 191 
  enb_1_4_0 <=  phase_0_1 AND clk_enable; 192 
 193 
  enb_1_8_1 <=  phase_1_2 AND clk_enable; 194 
 195 
  enb_1_8_0 <=  phase_0_2 AND clk_enable; 196 
 197 
 198 
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